required to respond to a collection of information unless it displays a valid OMB control number Docket Number (Optional)

FOR REVIVAL OF AN APPLICATION FOR PATENT ABANDONED **UNAVOIDABLY UNDER 37 CFR 1.137(a)**

0553-0163

First Named Inventor: Satoshi Murakami

2815 Art Unit:

Application Number: 09/516,082

Examiner: Eugene Lee

Filed: March 1, 2000

Title: Semiconductor Device and Method of Manufacturing the Same

Attention: Office of Petitions **Mail Stop Petition** Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

> NOTE: If information or assistance is needed in completing this form, please contact Petitions Information at (703) 305-9382.

The above-identified application became abandoned for failure to file a timely and proper reply to a notice or action by the United Sates Patent and Trademark Office. The date of abandonment is the day after the expiration date of the period set for reply in the Office notice or action plus any extensions of time actually obtained.

APPLICANT HEREBY PETITIONS FOR REVIVAL OF THIS APPLICATION.

NOTE: A grantable petition requires the following items:

- Petition fee. (1)
- (2)Reply and/or issue fee.
- (3) Terminal disclaimer with disclaimer fee-required for all utility and plant applications filed before June 8, 1995, and for all design applications; and
- Adequate showing of the cause of unavoidable delay.

1.	P	eti	DO	n	18	Ę

П	Small entity - fee \$	 (37 CFR ⁻	1.17(1)).	Applicant :	claims smal	entity	status.
	See 37 CFR 1.27.						

Other than small entity - fee \$ 110.00 (37 CFR 1.17(I)).

2. Reply and/or fee

The reply and/or fee to the above-noted Office action in the form of Amendment E - After Final, IDS, RCE & Check for \$1,958.00 (identify the type of reply):

		Fabruary 2 2004	
N.	has been filed previously on	February 3, 2004	

is enclosed herewith (with the correct serial number).

The issue fee of \$

П	has been filed previously on	·

is enclosed herewith.

[Page 1 of 3]

This collection of information is required by 37 CFR 1.137(a). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 8 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any insularing gautering, preparing, and submitting the completed application form to the USP IC. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be earl to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Mail Stop Petition, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PETITION FOR REVIVAL OF AN APPLICATION FOR PATENT ABANDONED **UNAVOIDABLY UNDER 37 CFR 1.137(a)** 3. Terminal disclaimer with disclaimer fee ☐ Since this utility/plant application was filed on or after June 8, 1995, no terminal disclaimer is required. A terminal disclaimer (and disclaimer fee (37 CFR 1.20(d)) of \$ _ for a small entity or for other than a small entity) disclaiming the required period of time is enclosed herewith (see PTO/SB/63). 4. An adequate showing of the cause of the delay, and that the entire delay in filing the required reply from the due date for the reply until the filing of a grantable petition under 37 CFR 1.137(a) was unavoidable, is enclosed. WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038. June 30, 2004 Date Stephen B. Heller 312-236-8500 Typed or printed name Telephone Number 30,181 200 West Adams, Suite 2850 Registration Number, if applicable Address Chicago, Illinois 60606 Address \mathbf{x} Enclosure Fee Payment Reptx - Amendment E, Information Disclosure Statement and Request for Continued Examination Terminal Disclaimer Form Additional sheets containing statements establishing unavoidable delay CERTIFICATE OF MAILING OR TRANSMISSION (37 CFR 1.8(a)) I hereby certify that this correspondence is being: deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to Mall Stop Petition, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450. transmitted by facsimile on the date shown below to the United States Patent and Trademark Office at (703) 872-9306. June 30, 2004 Date Christine A. Barglik

Typed or printed name of person signing certificate

PTC/SB/61 (11-03)

Approved for use through 07/31/2006. ONB 0651-0031

U.S. Patent and Tradamark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PETITION FOR REVIVAL OF AN APPLICATION FOR PATENT ABANDONED UNAVOIDABLY UNDER 37 CFR 1.137(a)

			IVAVOIDABET	DINDER 31	CFR 1.137(a)		
NOTE:	The following party who is	showing of the presenting state	cause of unavoid ements concerning	able delay in the cause	nust be signed by of delay.	all applicants or I	by any other
	June 30,	2004		Stephe	n & Allie	۸	
	Date		-	¥	Signature		
	30,181				Stephen B. H		
Reg	istration Numb	er, if applicable			Typed or printed	name	
·	(in the space	provided below	, please explain <u>in</u>	detail the n	easons for the dela	y in filing a prope	er reply.)
			•	:	÷		
			V.				•
,					•		
			•				•
		•			•		
			,				



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

\
) L bareby cortify that this correspondence is
) I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mall in an envelope addressed to:
) Commissioner for Patents
) P.O. Box 1450
Alexandria, VA 22313-1450
) DATE: <u>June 30, 2004</u>
) NAME: Christine A. Barglik
) SIGNATURE: Churtus Q. Barglik
)

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

REASONS FOR DELAY IN FILING THE RESPONSE

An Office Action mailed December 3, 2003 making a final rejection of the pending claims was received on December 8, 2003 and was properly docketed for response (3 month) for March 3, 2004.

On February 3, 2004 a response to the Office Action, namely Amendment E - After Final, was filed along with a Request for Continued Examination, an Information Disclosure Statement, and a check in the amount of \$1,958.00. Copies of these documents are attached hereto as Exhibit 1.

The return postcard indicating receipt of the materials by the Patent Office on February 6, 2004, was received on February 12, 2004. A copy of the postcard is attached as Exhibit 2.

On June 17, 2004 Mark Murphy, one of the attorneys responsible for prosecuting the application, received a telephone call from Examiner Lee inquiring as to whether a response had been filed with respect to the Office Action of December 3, 2003.

At this time, it was determined that in the documents filed by mail on February 3, 2004, the final two numbers of the application's serial number were transposed. Specifically, the application number was listed as 09/516,028. It should have indicated the serial number to be 09/516,082.

Accordingly, even though a full response had been filed in a timely manner, it was not determined that the filing was ineffective to respond to the Office Action until having received a phone call from the Examiner.

Respectfully submitted,

Dated: June 30, 2004

Stephen B. Heller

Registration No.: 30,181

COOK, ALEX, McFARRON, MANZO, CUMMINGS & MEHLER, LTD. 200 West Adams Street, Suite 2850 Chicago, Illinois 60606 (312) 236-8500

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Satoshi Murakami, et al.)

Serial No: 09/516,028

Filed: March 1, 2000

Art Unit: 2815

Examiner: Eugene Lee

For: SEMICONDUCTOR DEVICE

AND METHOD OF

MANUFACTURING THE SAME

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to:

Commissioner for Patents, P.O. Box 1450,

Alexandria, VA 22313-1450 on

February 3, 2004

7

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

AMENDMENT E - AFTER FINAL

Dear Sir:

In response to the Office Action dated December 3, 2003, please amend the above-identified application as follows.

IN THE CLAIMS:

Please amend the following claims 46-88 as follows.

1-45. (Canceled)

- 46. (previously presented) A semiconductor device comprising:
- a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:
- a semiconductor film comprising crystalline silicon and having at least source and drain regions and a channel forming region;
- a gate insulating film over the channel forming region; and
- a gate electrode formed over the gate insulating film; an interlayer insulating film formed over the first thin film transistor;
- a conductive layer formed over the interlayer insulating film and electrically connected to one of the source and drain regions of the first thin film transistor;
- a color filter having a flattened surface formed over the interlayer insulating film and the conductive layer; and
- a pixel electrode formed over the color filter and electrically connected to the conductive layer.
- 47. (previously presented) A semiconductor device comprising:
- a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:

a semiconductor film comprising at least a channel forming region;

a gate insulating film adjacent to the channel forming region; and

a gate electrode adjacent to the gate insulating film, an interlayer insulating film formed over the first thin film transistor;

a conductive layer formed over the interlayer insulating film and electrically connected to one of source and drain regions of the first thin film transistor;

a color filter having a flattened surface formed over the interlayer insulating film and the conductive layer; and

a pixel electrode formed over the color filter and electrically connected to the conductive layer.

48. (previously presented) A semiconductor device comprising:

a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:

a semiconductor film comprising crystalline silicon and having at least source and drain regions and a channel forming region;

a gate insulating film adjacent to the channel forming region; and

a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;

an interlayer insulating film formed over the first thin film transistor, the interlayer insulating film comprising at

least a material selected from the group consisting of silicon nitride, silicon oxide and nitrated silicon oxide;

a color filter having a flattened surface formed over the interlayer insulating film; and

a pixel electrode formed over the color filter,

wherein the pixel electrode is electrically connected to the first thin film transistor.

- 49. (previously presented) A device according to claim 48, wherein the gate electrode is located over the channel forming region.
- 50. (previously presented) A semiconductor device comprising:
- a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:
- a semiconductor film comprising silicon and having at least a channel forming region;
- a gate insulating film adjacent to the channel forming region; and
- a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;

an interlayer insulating film formed over the first thin film transistor, the interlayer insulating film comprising at least a material selected from the group consisting of silicon nitride, silicon oxide and nitrated silicon oxide;

a color filter having a flattened surface formed over the interlayer insulating film; and

- a pixel electrode formed over the color filter.
- 51. (previously presented) A device according to claim 50, wherein the gate electrode is located over the channel forming region.
- 52. (previously presented) A semiconductor device comprising:
- a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:
- a semiconductor film comprising crystalline silicon and having at least source and drain regions and a channel forming region;
- a gate insulating film adjacent to the channel forming region; and
- a gate electrode formed adjacent to the channel forming region with the gate insulating film interposed therebetween;
- a first interlayer insulating film formed over the first thin film transistor;
- a conductive layer formed over the first interlayer insulating film and electrically connected to one of the source and drain regions of the first thin film transistor;
- a passivation film formed over the conductive layer, the passivation film comprising at least a material selected from the group consisting of silicon nitride, silicon oxide and nitrated silicon oxide;
- a color filter having a flattened surface formed over the passivation film; and

- a pixel electrode formed over the color filter and electrically connected to the conductive layer.
- 53. (previously presented) A device according to claim 52, wherein the gate electrode is located over the channel forming region.
- 54. (previously presented) A semiconductor device comprising:
- a first thin film transistor formed over a substrate, the first thin film transistor comprising:
- a semiconductor film comprising silicon and having at least a channel forming region;
- a gate insulating film adjacent to the channel forming region; and
- a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;
- a first interlayer insulating film formed over the first thin film transistor;
- a conductive layer formed over the first interlayer insulating film and electrically connected to one of the source and drain regions of the first thin film transistor;
- a passivation film formed over the conductive layer, the passivation film comprising at least a material selected from the group consisting of silicon nitride and nitrated silicon oxide;
- a color filter having a flattened surface formed over the passivation film; and

- a pixel electrode formed over the color filter and electrically connected to the conductive layer.
- 55. (previously presented) A device according to claim 54, wherein the gate electrode is located over the channel forming region.
- 56. (previously presented) A semiconductor device comprising:
- a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:
 - a semiconductor film comprising :
 - a channel forming region; and
- a source region and a drain region in contact with the LDD regions;
- a gate insulating film adjacent to the channel forming region; and
- a gate electrode adjacent to the gate insulating film; an interlayer insulating film formed over the first thin film transistor;
- a conductive layer formed over the interlayer insulating film and electrically connected to one of source and drain regions of the first thin film transistor;
- a color filter formed over the interlayer insulating film, the conductive layer and the first thin film transistor; and
- a pixel electrode formed over the color filter and electrically connected to the conductive layer.

- 57. (previously presented) A semiconductor device comprising:
- a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:
 - a semiconductor film comprising:
 - a channel forming region; and
- a source region and a drain region in contact with the LDD regions;
- a gate insulating film adjacent to the channel forming region; and
- a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;

an interlayer insulating film formed over the first thin film transistor, the interlayer insulating film comprising at least a material selected from the group consisting of silicon nitride, silicon oxide and nitrated silicon oxide;

- a color filter formed over the interlayer insulating film and the first thin film transistor; and
 - a pixel electrode formed over the color filter.
- 58. (previously presented) A semiconductor device comprising:
- a first thin film transistor formed over an insulating surface, the first thin film transistor comprising:
 - a semiconductor film comprising:
 - a channel forming region; and
- a source region and a drain region in contact with the LDD regions;

- a gate insulating film adjacent to the channel forming region; and
- a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;
- a first interlayer insulating film formed over the first thin film transistor;
- a conductive layer formed over the first interlayer insulating film and electrically connected to one of the source and drain regions of the first thin film transistor;
- a passivation film formed over the conductive layer, the passivation film comprising at least a material selected from the group consisting of silicon nitride and nitrated silicon oxide;
- a color filter formed over the passivation film and the first thin film transistor; and
- a pixel electrode formed over the color filter and electrically connected to the conductive layer.
- 59. (previously presented) A semiconductor device comprising:
 - a first thin film transistor comprising:
- a semiconductor film comprising at least a channel forming region;
- a gate insulating film adjacent to the channel forming region; and
- a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;
- an interlayer insulating film formed over the first thin film transistor;

a conductive layer formed over the interlayer insulating film and electrically connected to one of source and drain regions of the first thin film transistor;

a color filter formed over the interlayer insulating film, the conductive layer and the first thin film transistor; and

a pixel electrode formed over the color filter and electrically connected to the conductive layer-

wherein the pixel matrix circuit and the driver circuit are over a same substrate.

- 60. (previously presented) A semiconductor device comprising:
 - a first thin film transistor comprising:
- a semiconductor film comprising silicon and having at least a channel forming region;
- a gate insulating film adjacent to the channel forming region; and
- a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;

an interlayer insulating film formed over the first thin film transistor, the interlayer insulating film comprising at least a material selected from the group consisting of silicon nitride, silicon oxide and nitrated silicon oxide;

a color filter formed over the interlayer insulating film and the first thin film transistor; and

a pixel electrode formed over the color filter.

- 61. (previously presented) A semiconductor device comprising:
 - a first thin film transistor comprising:
- a semiconductor film comprising silicon and having at least a channel forming region;
- a gate insulating film adjacent to the channel forming region; and
- a gate electrode adjacent to the channel forming region with the gate insulating film interposed therebetween;
- a first interlayer insulating film formed over the first thin film transistor;
- a conductive layer formed over the first interlayer insulating film and electrically connected to one of the source and drain regions of the first thin film transistor;
- a passivation film formed over the conductive layer,
 the passivation film comprising at least a material selected from
 the group consisting of silicon nitride and nitrated silicon
 oxide;
- a color filter formed over the passivation film and the first thin film transistor; and
- a pixel electrode formed over the color filter and electrically connected to the conductive layer.
- 62. (previously presented) A device according to claim 56, wherein the semiconductor film comprises crystalline silicon.
- 63. (previously presented) A device according to claim 57, wherein the semiconductor film comprises crystalline silicon.

- 64. (previously presented) A device according to claim 58, wherein the semiconductor film comprises crystalline silicon.
- 65. (previously presented) A device according to claim 59, wherein the semiconductor film comprises crystalline silicon.
- 66. (previously presented) A device according to claim 60, wherein the semiconductor film comprises crystalline silicon.
- 67. (previously presented) A device according to claim 61, wherein the semiconductor film comprises crystalline silicon.
- 68. (Currently Amended) A device according to claim 46, wherein the semiconductor device further comprising:

a resin film over the color filter;

an electrode over the organic resin film; and

an oxide film of the first electrode in direct contact with at least a portion of a surface of the first electrode,

wherein the pixel electrode is in direct contact with at least a portion of the oxide film, and

wherein a storage capacitor comprises the electrode and the pixel electrode with the oxide film interposed therebetween.

69. (Currently Amended) A device according to claim 48, wherein the semiconductor device further comprising:

a resin film over the color filter; an electrode over the organic resin film; and an oxide film of the first electrode in direct contact with at least a portion of a surface of the first electrode,

wherein the pixel electrode is in direct contact with at least a portion of the oxide film, and

wherein a storage capacitor comprises the first electrode and the pixel electrode with the oxide film interposed therebetween.

70. (Currently Amended) A device according to claim 52, wherein the semiconductor device further comprising:

a resin film over the color filter;

an electrode over the organic resin film; and

an oxide film of the first electrode in direct contact with at least a portion of a surface of the first electrode,

wherein the pixel electrode is in direct contact with at least a portion of the oxide film, and

wherein a storage capacitor comprises the first electrode and the pixel electrode with the oxide film interposed therebetween.

- 71. (previously presented) A device according to claim 46, wherein the semiconductor film further comprises LDD regions between the channel forming region and the source and drain regions.
- 72. (previously presented) A device according to claim 48, wherein the semiconductor film further comprises LDD regions

between the channel forming region and the source and drain regions.

- 73. (previously presented) A device according to claim 52, wherein the semiconductor film further comprises LDD regions between the channel forming region and the source and drain regions.
- 74. (previously presented) A device according to claim 56, wherein the semiconductor film further comprises LDD regions between the channel forming region and the source and drain regions.
- 75. (previously presented) A device according to claim 57, wherein the semiconductor film further comprises LDD regions between the channel forming region and the source and drain regions.
- 76. (previously presented) A device according to claim 58, wherein the semiconductor film further comprises LDD -regions between the channel forming region and the source and drain regions.
- 77. (previously presented) A device according to claim 46, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

78. (previously presented) A device according to claim 47, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

79. (previously presented) A device according to claim 48, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

80. (previously presented) A device according to claim 50, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

81. (previously presented) A device according to claim 52, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

82. (previously presented) A device according to claim 54, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

83. (previously presented) A device according to claim 56, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

84. (previously presented) A device according to claim 57, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

85. (previously presented) A device according to claim 58, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

86. (previously presented) A device according to claim 59, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

87. (previously presented) A device according to claim '60, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

88. (previously presented) A device according to claim 61, further comprising a driver circuit comprising a second thin film transistor,

wherein the first thin film transistor is included in a pixel matrix circuit, and

wherein the pixel matrix circuit and the driver circuit are formed over an insulating surface.

REMARKS

We are in receipt of the Office Action dated December 3, 2003, and the above amendment and the following remarks are made in light thereof.

Claims 46-88 are pending in the application. Pursuant to the Office Action, claims 46-88 are rejected. Specifically, claims 59, 65, 68 and 86 are rejected under 35 USC 112 for indefiniteness due to a lack of antecedent basis for certain language in claims 59 and 68. Claims 46, 47, 56 and 62 are rejected under 35 USC 102(e) as being anticipated by Kadota et al. 5,818,550. Claims 48-55, 57, 58, 60, 61, 63, 64, 66 and 67 stand rejected under 35 USC 103 as being unpatentable over Kadota et al. and further in view of Seo 6,323,521. Claims 71, 73, and 74 are rejected under 35 USC 103 as being unpatentable over Kadota et al. and further in view of Ha 5,677,207. Claims 72, 75 and 76 stand rejected under 35 USC 103 as being patentable over Kadota et al. in view of Seo and further in view of Ha. Claims 77, 78, 83 and 86 are rejected under 35 USC 103 for being unpatentable over Kadota et al. further in view of Matsumoto 5,323,042. Claims 79-82, 84, 85, 87 and 88 stand rejected under 35 USC 103 as being unpatentable over Kadota et al. in view of Seo and further in view of Matsumoto. Claim 68 stands rejected under 35 USC 103 as being unpatentable over Kadota et al. further in view of Mikoshiba 5,499,123. Claims 69 and 70 stand rejected under 35 USC 103 as being unpatentable

over <u>Kadota et al.</u> in view of <u>Seo</u> and further in view of Mikoshiba. These rejections are made final.

Turning first to the rejections for indefiniteness. Claims 59 and 68 have been amended to address the examiner's rejection. Additionally, claims 69 and 70 have been amended for similar reasons as apply to claim 68.

Turning to the rejections based upon prior art, all of the pending independent claims, except for claim 59 (which has not been rejected based upon prior art), are rejected over <u>Kadota et al.</u> either alone or in view of one or more of <u>Seo</u>, <u>Ha</u>, Matsumoto, and Mikoshiba.

Turning first to independent claims 46-48, 50, 52, and 54, a color filter is required that has a flatten surfaced formed over the interlayer insulating film and the conductive layer.

The examiner contends that Kadota et al. which is a color filter having a flattened surface. The examiner identifies color filters 9R/9G/9B, which are shown in Fig. 1. In addition, the specification for Kadota et al. states, at Col. 4, lines 31-35:

"The second layer is overlain by a third layer which is constituted by a planarization film 10 which fills the convexities presented by the TFT and the color filter 9 so as to provide a flat smooth surface." However, the color filters shown in Fig. 1 have concavities and convexities, and thus do not have flattened surfaces. Additionally, the quoted sentence should be understood as indicating that the TFT and the color

filters cause the convexities, and the planarization film takes a roll of flattening the convexities. Accordingly, applicant submits that neither <u>Kadota et al.</u>, nor any of the other cited references, teach a color filter having a flattened surface. Thus, applicant submits that independent claims 46-48, 50, 52 and 54, the claims that are dependent therefrom, are patentable over the art of record.

Turning to independent claims 56-58, 60 and 61, these claims require that the color filter be formed over the passivation film or the interlayer insulating film and the first thin film transistor. The color filter shown in <u>Kadota et al.</u> apparently does not cover the TFT's, and the other cited references do not seem teach a color filter covering a passivation film and a TFT. Accordingly, applicant submits that claims 56-58, 60 and 61, and the claims dependent therefrom, are patentable over the art of record.

Based upon the foregoing, applicant believes that the application is now in condition for allowance and an early Office Action in this regard is earnestly solicited.

Respectfully submitted,

Dated: Felman 3, 2004

StepMen B. Heller...
Attorney of Record
Registration No.: 30,181
COOK, ALEX, McFARRON, MANZO,
CUMMINGS & MEHLER, LTD.
200 West Adams Street, Suite 2850
Chicago, Illinois 60606
(312) 236-8500

PTO/SB/30 (10-01)

Approved for use through 10/31/2002, OMB 0851-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control

REQUEST

CONTINUED EXAMINATION (RCE) TRANSMITTAL

Address to: Commissioner for Patents Box RCE Washington, DC 20231

	displays a valie child contact normal.	
Application Number	09/516,028	•
Filing Date	March 1, 2000	_
First Named Inventor	Satoshi Murakami	_
Art Unit	2815	_
Examiner Name	Eugene Lee	_
Attorney Docket Number	0553-0163	_

This is a Request for Continued Examination (RCE) under 37 CFR 1.114 of the above-identified application. Request for Continued Examination (RCE) practice under 37 CFR 1.114 does not apply to any utility or plant application filed prior to June 8, 1995, or to any design application. See Instruction Sheet for RCEs (not to be submitted to the USPTO) on page 2. Submission required under 37 CFR 1.114

a. Previously su						
	the amendment(s)/			16 previou	sly filed on	
	the arguments in th			Rrief previ	nuely filed on	
iii. Other	ato algamonia in a	io reposi onoi	or racpi	one provi		
b. X Enclosed				_		•
i. X Amendmo	ant/Donly :		ii. 🕅	Informatio	n Disclosure Stateme	ant (IDS)
	• •	-	v. 🖸	Other	ii Disclosure Staterite	int (IDS)
ii. Affidavit(s	s)/Declaration(s)	,	۳. ا	Ou 161 _	······································	
2. Miscellaneous						•
	f action on the above	ve-identified ap	plication	is requeste	d under 37 CFR 1.10)3(c) for a
					Fee under 37 CFR 1.17(i) req	
b. Other	,					
3. Fees The RCE fee up	nder 37 CFR 1.17(e) is requ	ional by 27 CED 4 44.	4 when the S	CE le filed	•	
	s nereby authorized unt No50-1039	o to charge the	IOHOWIN	g lees, or c	redit any overpaymer	is, to
	required under 37 (CFR 1.17(e)				
—	of time fee (37 CFR					
iii. 🗌 Other						
b. X Check in the	amount of \$_1,958	1.00	endos	ed		•
	redit card (Form PTO		_ 61,000	••		
			come pi	ıblic. Cred	it card information :	should not
					authorization on PT	
	0.0147.000	25 4 20 4 4 4 4 4 7	4500	(EV AB 40	CUT DEALHAED	
		OF APPLICANT,	ATTOR		ENT REQUIRED	
Name (Print (Type)	Stephen B. Heller			Registr	ition No. (Attorney/Agent)	30,181
Signature	Stephen B.	Heller		Date	February 3, 2004	
	CERTIFICATE OF MAILING OR TRANSMISSION					
I hereby certify that this come envelope addressed to: Com Office on the date shown be	missioner For Patents,	posited with the Ur Box RCE, Washing	nited State ston, DC 2	s Postai Servi 0231, or facsii	ce with sufficient postage mile transmitted to the U.S	as first class mail in an i. Patient and Trademark
	dsting Callahan	7 0 //) 			
Signature	Ky Jan	alle la		Date	February 3, 2004	

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, OC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND Fees and Completed Forms to the following address: Assistant Commissioner for Patents. Box RCE, Washington, DC 20231.

Approved for use through 04/30/2003. OMB 0651-0031
U.S. Petent and Tredemark Office; U.S. DEPARTMENT OF COMMERCE

Unrier the Panerwork Reduction Act of 1995, no persons are d to a collection of information unless it contains a valid OMB control number.

Su.	betitude for form 1449/PTO	Cor	Complete if Known			
Substitute for furth 1778F 10		Application Number	09/516,028			
81	NFORMATION DISCLOSURE	Filing Date	March 1, 2000			
		Last usued inventor	Satoshi Murakami			
S	STATEMENT BY APPLICANT	Art Unit	2815			
	(Use se many sheets as necessary)	Examiner Name	Eugene Lee			
Shee	1 of 1	Attorney Docket Number	0553-0163	フ		

٠, ۶۰

			U. S. PATENT	DOCUMENTS	
Examiner Initials*	Cite No.1	Document Number Number-Kind Code ^{1 (F Incom)}	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
	1	us- 2001/0025958	10/4/2001	Yamazaki et al.	
		US-			
		U\$-			
		US-			
		US-			
		US-		·	
		US-			
		U\$-			
-		US-			
	1	US-			

-		FORE	IGN PATENT DOCU	MENTS		
Examiner Initials*	Cits No.1	Foreign Patent Document	Publication Date	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages	76
		Country Code ² "Number ⁴ "Kind Code ⁵ (# known)	MM-DD-YYYY		Or Relevant Figures Appear	Ľ
	2	JP 328000/1996	12/13/1996	Semiconductor		×
						╀
					<u> </u>	╀╌
	<u> </u>				 	╁
	<u> </u>			 		╫
			į .		1	1_

Examiner Signature	Date Considered	

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered, include copy of this form with next communication to applicant. *Applicants unique citation designation number (aptional). *See Kinds Codes of USPTO Patent Documents at www.userio.gov or MPEP 901.04. *Enter Office that issued the document, by the two-latter code (WIPO Standard ST.3). *For Usparases patent documents, the indication of the year of the reign of the Emparer must procede the serial number of the patent document. *Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. *Applicant is to place a check mark here if English language Translation is attached.

Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commence, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2

CHICAGO, ILLINOIS 60606 (312) 238-8500 · FED. ID NO. 38-4307183

PAY TO THE ORDER OF

Commissioner for Patents

One Thousand, Nine Hundred Fifty-Eight & No/100 Dollars

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

MEMO

DOLLARS

2/3/2004

958:00

COOK ALEX MCFARRON MANZO CUMMINGS & MEHLER, LTD.

2/3/2004

Invoice Date 2/3/2004

Commissioner for Patents

Invoice No.

Description

SBH:kmc Payment for RCE and extra

KC

15842

Matter ID 0553-0163 **Amount** 1,958.00



COOK, ALEX, McFARRON, MANZO, CUMMINGS & MEHLER LTD. 200 West Adams Street **Suite 2850** Chicago, Illinois 60606-5234



COOE, ALEX, McFARRON, MANZO, CUMBINGS & MUSTLER

THE U.S. PATENT & TRADEMARK OFFICE OFFICIAL MAILROOM STAMP AFFIXED HERETO, ACKNOWLEDGES RECEIPT OF:

ENCLOSURES:
() Application pages () Claims pages () Abstract page(s) () Drawing Sheets no (F) (INT)
(V Check \$ 1,958.00 No: 15842
() Declaration/Oath () Assignment and Cover Sheet
Information Disclosure Statement WhiteD Response/Amendment & - AFTER FINAL () Extension of Time (In Duplicate) () Small Entity Status
() Copy of Priority Document
IN ELETPANSHITTAL (IN DUDICATE)
RE: APPLICATION ATTY/SEC: SBH/KIC. File no: 0553-0163
Applicant: SATOSHI MURAKSHI
S.N.: 09/516,028 Filing Date: 3/1/2000
Title: Selionartor Device + Lethop of
Manufacturing the Some
Due date: Date Sent: 2/3/2004

19/5/8,082

0553-0163 SEL ELM/SBH